CLAIMS

What is claimed is:

1. A random number generator comprising:

a pair of independent free-running oscillators comprising a pair of inverters, each of the pair of oscillators having a feedback loop;

at least one delay device connected between in the feedback loop between an output and input of at least one of the pair of oscillators; wherein an input signal of one oscillator is connected to an output of another oscillator of said pair of oscillators.

2. The random number generator according to claim 1, having a plurality of switches for controlling a timing connection of an input and an output of said pair of inverters.

3. The random number generator according to claim 2, wherein the plurality of switches equals four.

4. The random number generator according to claim 2, wherein at least one of the plurality of switches comprises at least one feedback loop switch connected between a respective output and respective input of at least one oscillator of the pair of oscillators.

5. The random number generator according to claim 1, further comprising a pair of cross gate switches, each of which respectively connects the input signal of one oscillator to the output of another oscillator.

6. The random number generator according to claim 2, wherein the plurality of switches comprises a pair of cross gate switches, each of which respectively connects the input signal of one oscillator to the output of another oscillator.

7. The random number generator according to claim 4, wherein the set of switches includes a pair of cross gate switches, each of which respectively connects the input signal of one oscillator to the output of another oscillator.

8. The random number generator according to claim 2, wherein the plurality of switches are controlled by a flip-flop.

9. The random number generator according to claim 4, wherein the set of switches are controlled by a flip-flop.

10. The random number generator according to claim 5, wherein the plurality of switches are controlled by a flip-flop.

11. The random number generator according to claim 6, wherein the plurality of switches are controlled by a flip-flop.

12. The random number generator according to claim 4, wherein the feedback loop switches comprise parallel complementary MOSFETs.

13. The random number generator according to claim 4, wherein the feedback loop switches are comprised of multiplexors.

14. The random number generator according to claim 7, wherein at least some of the switches are comprised of multiplexors.

15. The random number generator according to claim 7 , wherein when said switches comprise a pair of feedback loop switches connected so that the pair of oscillators form a bi-stable devicewith positive feedback resolving to a logic state when the cross gate switches are closed and the feedback loop switches are opened.

16. The random number generator according to claim 15, wherein subsequent to the closing of said feedback loop switches and opening the cross gate switches, a latching device is connected to at least one of the oscillator outputs to permit a reading of a random generated bit when said cross gate switches are reopened.

17. The random number generator according to claim 16, wherein at least some of the switches are comprised of multiplexors.

18. The apparatus according to claim 1, wherein the delay device comprises two delay devices having mutually different numbers of buffer gates.

19. The apparatus according to claim 1, wherein the delay device comprises mutually different numbers of inverters.

20. The apparatus according to claim 15, wherein subsequent to the closing of said feedback loop switches and opening the cross gate switches, a relative and absolute value of the instantaneous output voltage and the internal noise determine the logic state the random number generator will settle in after the feedback loop switches are opened to stop the oscillator.

21. The apparatus according to claim 20, wherein the random number generator reaches a metastable state upon closing the feedback loop switches to start the oscillator.

22. The apparatus according to claim 20, wherein the random number generator reaches a metastable state by opening the feedback loop switches and permitting oscillator voltages to resolve to their final value.

23. A method for providing a metastable random number generator, comprising:

(a) connecting a pair of independent free-running oscillators, so that each output is fed back to the respective input of the oscillators via a delay device; and

(b) connecting an input signal of one oscillator to an output of another oscillator of said pair of oscillators.

24. The method according to claim 23, wherein each of the pair of oscillators comprises an inverter.

25. The method according to claim 23, further comprising (c) connecting a pair of cross gate switches, each of which respectively connects an input signal of one inverter to an output of another inverter of said pair of oscillators.

26. The method according to claim 25 further comprising (d) providing each of the pair of inverters with a feedback loop switch.

27. The method according to claim 24 wherein the pair of inverters form a bi-stable device with positive feedback resolving to a logic state by opening said feedback loop switches and the cross gate switches are closed.

28. The method according to claim 27 wherein subsequent to the closing of said feedback loop switches and the cross gate switches, (e) connecting a latching mechanism to

at least one of the oscillator outputs so as to permit a reading of a random generated bit when said cross gate switches are reopened.

29. The method according to claim 23, wherein the delay devices are provided with mutually different numbers of buffer gates.

30. The method according to claim 23, wherein the delay devices comprise mutually different numbers of inverters.

31. The method according to claim 28 wherein subsequent to the opening of said feedback loop switches and closing the cross gate switches, to stop the oscillators, a relative and absolute value of the instantaneous output voltage of the oscillator and the internal noise determine the logic state in which the random number generator will settle in.

32. The method according to claim 28, wherein the subsequent to the random number generator reaching a metastable state, opening the cross gate switches and closing the feedback loop switches to start the oscillators.

33. The method according to claim 28, wherein the random number generator reaches a metastable state by closing the cross gate switches and opening the feedback loop switches and permitting oscillator voltages to be latched and the latch to resolve to a final logic value.

34. The method according to claim 28, wherein the random number generator reaches a metastable state by opening the feedback loop switches while closing the cross-gate switches and permitting a latch formed by the pair of inverters to settle to a logic state in a metastable way by oscillation periods getting gradually longer until voltages resolve to a final value.

35. The method of according to claim 34 wherein at least some of the switches are comprised of multiplexors.